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Abstract
In this work, we report on a 3D device fabrication technology 
achieved by applying a novel anisotropic wet etching method. 
By aligning channel structures along different crystal 
orientations, high performance 3D InGaAs devices with 
different channel shapes such as fins, nanowires and waves 
have been demonstrated. With further optimizing off-state 
leakage path by barrier engineering, a record high ION/IOFF
over 108 and minimum IOFFaS$ȝP KDYH EHHQ REWDLQHG
from InGaAs FinFET device. Scaling metrics for InGaAs 
GAA MOSFETs and FinFETs are systematically studied with 
Lch from 800 nm down to 50 nm and WFin/WNW from 100 nm 
down to 20 nm which shows an excellent immunity to short 
channel effects.
Introduction
InGaAs 3D MOSFETs such as FinFETs and gate-all-around 
(GAA) MOSFETs have been demonstrated to offer large 
drive current and excellent immunity to short channel effects
(SCEs) down to deep sub-100 nm channel length [1-23].
Although on-state performance of In(Ga)As MOSFETs are 
comparable or even higher to Silicon MOSFETs, In(Ga)As 
MOSFET technology is still not ready for high-speed low-
power applications because of its high off-state leakage 
current (IOFF) [18]. Meanwhile, InGaAs dry etching FinFETs 
suffer from a large fin bottom which prevents the further 
scaling of InGaAs FinFETs [5-8]. In this work, we (i) report
on a novel anisotropic wet etching based process technology 
for 3D InGaAs MOSFETs fabrication by simply aligning the 
structures along different crystal orientations to realize 
drastically different 3D devices including FinFETs with 
nearly vertical sidewalls, (ii) demonstrate InGaAs FinFETs 
with record ION/IOFF over 108 and minimum IOFF~3S$ȝP
through barrier engineering on off-state leakage path, (iii)
systematically studied the scaling metrics and device 
performance of these 3D devices with three differently shaped 
channels down to 50 nm channel length (Lch).
Experiments
Figs. 1-3 show (a) the schematic diagram and (b) cross-
sectional view of three different 3D InGaAs MOSFETs
fabricated based on a simple wet etching process just with the 
fin or wire along three different crystal orientations. The 3D 
structure changes dramatically from inverted triangle 
nanowire to atomic shape waveform, and even nearly perfect 
vertical fin. The device fabrication process flow is shown in 
Fig. 4. The InGaAs devices are fabricated on two substrates 
with different doping level as shown in Fig. 5. The InAlAs 
and InGaAs layers were epitaxially grown on P++ (100) InP 
substrates as starting material. The crystal orientation of the 
substrates is EJ standard, as shown in Fig. 6(a). After solvent 
clean and (NH4)2S pretreatment, 10 nm Al2O3 was grown by 
ALD as an encapsulation layer. Source/drain Si implantation 
was then performed at 20KeV with a dose of 1×1014/cm2.
After dopant activation at 600oC for 15s in N2, the 10 nm 
Al2O3 was removed by buffered oxide etch (BOE). Then, 10
nm Titanium (Ti) was deposited as wet etching mask and 
followed by a lift-off process. Then, a citric acid and H2O2
based wet etching (citric acid/H2O2/H2O=15 g/10 ml/70 ml)
was performed. The direction of patterned Ti mask is critical,
and pattern angle ³Į´ is defined in Fig. 6(a) and 6(b). Fig. 6(b) 
illustrates how Ti mask was patterned on the substrate surface.
,Q WKLV ZRUN WKH HIIHFW RI Į LV VWXGLHG ,W LV IRXQG LI Į o,
InGaAs nanowire with inverted triangle shape is obtained. If 
Į o, triangle shape InGaAs waveform structure is obtained. 
More interestingly, in between a triangle and an inverted 
triangle, InGaAs fin structure with nearly vertical sidewalls 
on top is achieved LIĮ o. A perfect vertical fin structure is 
a challenge to realize by dry etching technique in III-V as 
shown in Fig.9(c) and Ref.[6]. Surprisingly, it can be realized 
in such a simple wet etching process by fully using the 
anisotropic properties of III-V. The detailed etching results 
are shown in Figs. 7-9 and will be discussed further in this 
paper. After the removal of Ti mask by BOE and 10min 
(NH4)2S passivation, 10 nm Al2O3 was grown by ALD as 
gate dielectric. ALD Tungsten Nitride (WN) was grown in-
situ after Al2O3 as gate metal. Then, Ni/Au was deposited to 
define the gate and it also served as etching mask for WN.
After WN etching process, Au/Ge/Ni Ohmic contacts were
formed and followed by a RTA at 350oC in N2 for 15s. 
Pt/Ti/Au body contact and Ni/Au test pads were deposited as
the final process. All devices discussed in the following part 
are on substrate A unless otherwise specified.
Results and Discussion 
Figs. 7-9 show the SEM images of the anisotropic wet 
etching process in this work. If Ti mask is patterned with 
Į o, the InGaAs cross-section is an inverted triangle, as 
shown in Fig. 7(a), because the wet etching in III-V is 
anisotropic. If the performed wet etching time is long enough, 
the inverted triangle shape InGaAs can be suspended and the 
nanowire is realized as shown in Fig. 7(b). The top view of 
fabricated InGaAs nanowires by the anisotropic wet etching, 
having nanowire width (WNW) as thin as 10 nm and nanowire 
length (LNW) as long as ȝP, is illustrated in Fig.7(c). If Ti 
PDVN LVSDWWHUQHGZLWKĮ o, the InGaAs cross-section is a 
triangle, as shown in Fig. 8(a) and (b). The top view of a 
fabricated InGaAs waveform structure is shown in Fig. 8(c).
By combining the triangle and inverted triangle to choose in 
between Į o, the InGaAs fin structure with nearly vertical 
sidewalls on top is obtained, as shown in Fig. 9(a). This wet 
etching process can be applied to fabricate FinFET with WFin
down to sub-10 nm, as shown in Fig. 9(b), and with fin height 
up to several hundred nanometers. Compared to InGaAs fins 
fabricated by Cl-based dry etching (Fig. 9(c)), the wet etched 
fins are almost vertical and ideal. Figs. 10-11 show a typical 
transfer and output characteristics of an Lch=50 nm, WFin=20 
nm and HFin=50 nm FinFET. This device shows normalized 
on-current (ION/N) of 104 ȝ$ȝPDW9gs-VT=0.5 V and Vds=0.5
V, transconductance (gmRI ȝ6ȝP, subthreshold swing 
(SS) of 143 mV/dec at Vds=0.5 V, drain induced barrier 
lowering (DIBL) of 40 mV/V and threshold voltage (VT) of -
0.18 V from linear extrapolation at Vds=0.05 V. Due to the 
junction leakage current, the source current (Is) is used to 
obtain the intrinsic current in the channel. Figs. 12-13 show a 
typical transfer and output characteristics of an Lch=50 nm, 
WNW=30 nm InGaAs GAA MOSFET. This device shows 
ION/N RIȝ$ȝPDW9gs-VT=0.5 V and Vds=0.5 V, gm of 160
ȝ6ȝPSS of 154 mV/dec at Vds=0.5 V, DIBL of 27 mV/V
and VT of 0.0 V. Fig. 14 shows a typical transfer 
characteristics of a Lch=100 nm InGaAs WaveFET [24]. This 
device shows ION/N of 167 ȝ$ȝP DW 9gs-VT=0.5 V and 
Vds=0.5 V, gm of 374 ȝ6ȝP66RI314 mV/dec at Vds=0.5 V, 
DIBL of 214 mV/V and VT of -1.0 V. The relatively negative 
VT, large SS and DIBL of an InGaAs WaveFET is because it 
has a wide fin bottom. GAA and FinFET structures have 
better immunity to SCEs over WaveFETs. Fig. 15 shows the 
HFin extraction using InGaAs FinFETs with various WFin. As 
on current (ION) = ION/N×(WFin+2HFin), with ION at VDD=0.5V
at various WFin, ION/N and HFin can be extracted from the slope 
and intersection. ION/N for Lch=100 nm devices is extracted as 
13ȝ$ȝPDQGeffective HFin is estimated as 50 nm. Figs. 16-
17 show the WFin dependence of SS (Vds=0.5V) and DIBL 
and at various Lch on InGaAs FinFETs. The InGaAs FinFETs
formed by wet etching technique show excellent immunity to 
SCEs with WFin less than 40nm down to Lch=50 nm,
demonstrating the advantage of forming nearly vertical fin 
structures versus triangle shape waveform structures. Figs. 
18-20 show SS (Vds=0.5V), DIBL and VT roll off scaling 
metrics for InGaAs FinFETs and GAA MOSFETs with 
inverted triangle structures at Lch from 800 nm down to 50 
nm. Both InGaAs FinFETs and GAA MOSFETs demonstrate 
good immunity to SCEs with scaled WFin or WNW. As the 3D 
InGaAs devices were fabricated on bulk InGaAs, body 
contact can be formed directly on InGaAs layers. Fig. 21
shows the transfer characteristics versus body voltage (VB)
where a clear VB modulation can be observed, suggesting
body contact is effective and can be used for charge pumping 
measurements. Fig. 22 shows a well-behaved device with a
record ION/IOFF exceeding 108 and IOFFaS$ȝP at Lch=200 
nm fabricated on substrate A. This high ION/IOFF is achieved 
through barrier engineering of the InGaAs devices. Fig. 23
summaries the band diagrams for leakage paths on InGaAs 
devices fabricated in this work. If InGaAs FinFETs are 
fabricated on substrate A, electrons go through n++ source 
region, 1×1017/cm3 p-doped region and 4×1017/cm3 p-doped 
region for off-state leakage, called leakage path A. If InGaAs 
FinFETs are fabricated on substrate B, electrons go through 
n++ source region, 4×1017/cm3 p-doped region and 
1×1018/cm3 p-doped region, called leakage path B. If InGaAs 
devices are fabricated on substrate A without mesa isolation,
electrons go through n++ source region, 1×1017/cm3 p-doped 
region, called leakage path C. Fig. 24 shows the ION/IOFF
comparison among devices with leakage paths A, B and C. 
Leakage path A shows the best ION/IOFF because A has less 
BTBT than B and a larger barrier than C.
Conclusion
InGaAs GAA MOSFETs, FinFETs with nearly vertical 
sidewall, WaveFETs are demonstrated through a novel
anisotropic wet etching process. InGaAs FinFETs and GAA 
MOSFETs are systematically studied with Lch from 800 nm 
down to 50nm and WFin or WNW from 100 nm down to 20 nm, 
showing excellent immunity to SCEs.  InGaAs FinFETs with 
record ION/IOFF over 108 and minimum IOFFaS$ȝP are 
achieved through barrier engineering on off-state leakage 
path.
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Fig. 6 (a) Crystal orientations of substrates used in this 
work (EJ standard). (b) Titanium mask pattern direction 
with respect to (a).
Fig. 1 (a) Schematic diagram and (b) cross-
sectional view of an InGaAs GAA MOSFET with 
an inverted triangle shape formed by a simple wet 
etching process.
Fig. 8 (a) and (b) SEM cross-sectional illustration 
of wave structure formation by Ti mask width 
scaling.  A triangular InGaAs structure is formed 
due to the anisotropic wet etching. (c) The top 
view of a fabricated InGaAs wave structure by 
the wet etching technology. 
Fig. 4 Fabrication process flow for the InGaAs
GAA MOSFETs, FinFETs and WaveFETs by 
a novel wet etching based process.
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Fig. 7 (b) SEM cross-sectional view of nanowire 
formation by Ti mask width scaling. An 
inverted triangular InGaAs structure is formed
due to the anisotropic wet etching. (b) The bird 
eye view and (c) top view of fabricated InGaAs 
nanowires. InGaAs nanowires can be scaled 
down to WNW=10 nm and LNW ȝPDVVKRZQ
in (c). 
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Fig. 5 Substrate structures grown by MBE 
used in this work.
Fig. 11 Output characteristics of the same 
device shown in Fig. 10.
Fig. 9 (a) SEM cross-sectional view of the fin 
structure.  Nearly vertical sidewalls are formed. Fin 
width is 36 nm and fin height is around 300 nm. (b)
The top view of fabricated an InGaAs fin with fin 
width down to sub-10 nm. (c) InGaAs fins fabricated
by Cl-based dry etching where vertical sidewalls are 
difficult to realize. (d) SEM top view of a fabricated 
InGaAs FinFET device. 
Fig. 10 Transfer characteristics of an InGaAs 
FinFET with Lch=50nm, WFin=20nm, HFin=50nm 
and 10nm Al2O3 as dielectric.
Fig. 2 (a) Schematic diagram and (b) cross-sectional 
view of an InGaAs MOSFET with a triangle shape. An 
array of triangles looks like a wave so that we call the 
device WaveFET.24
Fig. 12 Transfer characteristics of an InGaAs 
GAA MOSFET with Lch=50nm, WNW=30nm 
and 10 nm Al2O3 as gate dielectric.
Fig. 3 (a) Schematic diagram and (b) cross-
sectional view of an InGaAs FinFET with 
vertical sidewalls on top formed by a simple 
wet etching process. This device is the focus 
of this work.
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Fig. 21 Body voltage dependence of transfer 
characteristics at Vds=0.05V on an InGaAs 
FinFET with Lch=200nm.
Fig. 22 Transfer characteristics of an 
InGaAs FinFET on bulk InGaAs with 
Lch=200nm and record ION/IOFF=1.2×108.
The high ION/IOFF is obtained by barrier 
engineering on the off–state leakage path.
Fig. 14 Transfer characteristics of an
InGaAs WaveFET with Lch=100nm, 10 nm 
Al2O3 as dielectric, where SCEs become 
severe.
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Fig. 17 WFin dependence of DIBL 
at various Lch of InGaAs FinFETs.
Fig. 18 SS scaling metrics for InGaAs FinFET and 
GAA MOSFETs. Both InGaAs FinFETs and GAA 
MOSFETs demonstrate good immunity to SCEs with 
scaled WFin or WNW.
Fig. 13 Output characteristics of the same 
device shown in Fig. 12.
Fig. 23 Summary of energy barriers for possible off-state
leakage paths of devices in this work. Leakage Path A is for 
InGaAs FinFET devices fabricated on substrate A. Leakage Path 
B is for InGaAs FinFET devices fabricated on substrate B. 
Leakage Path C is for InGaAs devices fabricated on substrate A 
but without mesa isolation.
Fig. 15 Extraction of effective Fin height (HFin) by linear 
fitting of ION at VDD=0.5V versus WFin. HFin is extracted 
equals to 50nm determined by the depth of ion 
implantation. Normalized ION at VDD=0.5V for 
Lch=100nm devices is extracted as 13ȝ$ȝP
Fig. 16 WFin dependence of SS at Vds=0.5V and at 
various Lch on InGaAs FinFETs. The InGaAs FinFET 
devices by wet etching technique show excellent 
immunity to SCEs down to 50nm with WFin less than 
40nm, demonstrating nearly vertical sidewall fin 
structure is critical to be immune to SCEs.
Fig. 19 DIBL scaling metrics for InGaAs FinFETs
and GAA MOSFETs. Both InGaAs FinFETs and 
GAA MOSFETs demonstrate good immunity to 
SCEs with scaled WFin or WNW.
Fig. 24 ION/IOFF comparison among 
devices with leakage path A, B and C.
Fig. 20 VT roll off versus Lch for InGaAs 
FinFETs and GAA MOSFETs. Both InGaAs 
FinFETs and GAA MOSFETs demonstrate good 
immunity to SCEs with scaled WFin or WNW.
